
CHAPTER 6 16-BIT TIMER/EVENT COUNTER 00
User’s Manual U16898EJ6V0UD
115
Figure 6-30. Configuration Diagram of PPG Output
16-bit timer capture/compare
register 000 (CR000)
16-bit timer counter 00
(TM00)
Clear
circuit
Noise
eliminator
fXP
fXP/22
fXP/28
TI000/INTP0/P30
16-bit timer capture/compare
register 010 (CR010)
TO00/TI010/
INTP2/P31
Selector
Output
controller
Figure 6-31. PPG Output Operation Timing
t
0000H
0000H 0001H
0001H
M
1
Count clock
TM00 count value
TO00
Pulse width: (M + 1)
× t
1 cycle: (N + 1)
× t
N
CR000 capture value
CR010 capture value
M
N
1
N
Clear
Remark
0000H < M < N
≤ FFFFH